# **Small Signal MOSFET**

# 60 V, 340 mA, Single, N-Channel, SC-70

#### **Features**

- ESD Protected
- Low R<sub>DS(on)</sub>
- Small Footprint Surface Mount Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant
- 2V Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and **PPAP** Capable

### **Applications**

- Low Side Load Switch
- Level Shift Circuits
- DC-DC Converter
- Portable Applications i.e. DSC, PDA, Cell Phone, etc.

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	60	V
Gate-to-Source Voltage		V <sub>GS</sub>	±20	V
Drain Current (Note 1) Steady State t < 5 s	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$ $T_A = 25^{\circ}C$ $T_{\Delta} = 85^{\circ}C$	Ι <sub>D</sub>	310 220 340 240	mA
Power Dissipation (Note 1) Steady State t < 5 s	Τ <sub>Α</sub> = 00 0	P <sub>D</sub>	280 330	mW
Pulsed Drain Current (t <sub>p</sub> = 10 μs	s)	I <sub>DM</sub>	1.4	Α
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C	
Source Current (Body Diode)	I <sub>S</sub>	250	mA	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T <sub>L</sub>	260	°C
Gate-Source ESD Rating (HBM, Method 3015)	ESD	900	V	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	450	°C/W
Junction-to-Ambient - t ≤ 5 s (Note 1)	$R_{\theta JA}$	375	

<sup>1.</sup> Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)




## ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX (Note 1)	
60 V	1.6 Ω @ 10 V	340 mA	
	2.5 Ω @ 4.5 V		


#### SIMPLIFIED SCHEMATIC



### **MARKING DIAGRAM & PIN ASSIGNMENT**



STYLE 8



= Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
2N7002WT1G	SC-70 (Pb-Free)	3000/Tape & Reel
2V7002WT1G	SC-70 (Pb-Free)	3000/Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS	•	•					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_{D}$ = 250 $\mu A$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				71		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	μΑ
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 150°C			15	μΑ
		V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			100	пA
		V <sub>DS</sub> = 50 V	T <sub>J</sub> = 150°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, \	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
		V <sub>DS</sub> = 0 V, V	√ <sub>GS</sub> = ±10 V			450	nA
		V <sub>DS</sub> = 0 V, \	/ <sub>GS</sub> = ±5.0 V			150	nA
ON CHARACTERISTICS (Note 2)				•			
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	I <sub>D</sub> = 250 μA	1.0		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}$ $V_{GS} = 4.5 \text{ V}, I_D = 200 \text{ mA}$			1.19	1.6	Ω
					1.33	2.5	-
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 200 mA			530		mS
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = 20 \text{ V}$			24.5		pF
Output Capacitance	C <sub>OSS</sub>				4.2		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				2.2		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V; I <sub>D</sub> = 200 mA			0.7		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.1		
Gate-to-Source Charge	$Q_{GS}$				0.3		
Gate-to-Drain Charge	$Q_{GD}$				0.1		-
SWITCHING CHARACTERISTICS, V <sub>GS</sub>	= <b>V</b> (Note 3)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DD}$ = 25 V, $I_{D}$ = 500 mA, $R_{G}$ = 25 $\Omega$			12.2		ns
Rise Time	t <sub>r</sub>				9.0		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				55.8		
Fall Time	t <sub>f</sub>				29		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		8.0	1.2	V
		$I_S = 200 \text{ mA}$ $T_J = 85^{\circ}\text{C}$			0.7		]

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
 Switching characteristics are independent of operating junction temperatures


#### **TYPICAL CHARACTERISTICS**



**Temperature** 

Voltage

# **TYPICAL CHARACTERISTICS**




T<sub>J</sub> = 25°C
T<sub>D</sub> = 0.2 A
T<sub>D</sub> = 0.2 A
T<sub>D</sub> = 0.2 A

Qg, TOTAL GATE CHARGE (nC)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge







Figure 9. Diode Forward Voltage vs. Current

Figure 10. Drain-to-Source Leakage Current vs. Voltage

### **PACKAGE DIMENSIONS**

### SC-70 (SOT-323) CASE 419-04 ISSUE M



# NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	MOM	MAX	
Α	0.80	0.90	1.00	0.032	0.035	0.040	
A1	0.00	0.05	0.10	0.000	0.002	0.004	
A2	0.7 REF			0.028 REF			
b	0.30	0.35	0.40	0.012	0.014	0.016	
С	0.10	0.18	0.25	0.004	0.007	0.010	
D	1.80	2.10	2.20	0.071 0.083 0.0		0.087	
Е	1.15	1.24	1.35	0.045 0.049 0.		0.053	
е	1.20	1.30	1.40	0.047	0.051	0.055	
e1	0.65 BSC			0.026 BSC			
L	0.425 REF			0.017 REF			
ΗE	2.00	2.10	2.40	0.079 0.083 0.09		0.095	

STYLE 8:

PIN 1. GATE 2. SOURCE 3. DRAIN

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2173 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative